Introduction to Altera IP Cores

2014.08.18

UG-01056 Subscribe 💭 Send Feedback

Altera[®] and strategic IP partners offer a broad portfolio of off-the-shelf, configurable IP cores optimized for Altera devices. The Altera Complete Design Suite (ACDS) installation includes the Altera IP library. The OpenCore and OpenCore Plus IP evaluation features enable fast acquisition, evaluation, and hardware testing of Altera IP cores.

You can integrate optimized and verified IP cores into your design to shorten design cycles and maximize performance. The Quartus[®] II software also supports IP cores from other sources. Use the IP Catalog to efficiently parameterize and generate a custom IP variation for instantiation in your design.

The Altera IP library includes the following IP core types:

- Basic functions
- DSP functions
- Interface protocols
- Memory interfaces and controllers
- Processors and peripherals
- Note: The IP Catalog (Tools > IP Catalog) and parameter editor replace the MegaWizard[™] Plug-In Manager for IP selection and parameterization, beginning in Quartus II software version 14.0. Use the IP Catalog and parameter editor to locate and paramaterize Altera and other supported IP cores.

Related Information

- IP User Guide Documentation
- Altera IP Release Notes

Installing and Licensing IP Cores

The Altera IP Library provides many useful IP core functions for production use without purchasing an additional license. You can evaluate any Altera IP core in simulation and compilation in the Quartus II software using the OpenCore evaluation feature. Some Altera IP cores, such as MegaCore[®] functions, require that you purchase a separate license for production use. You can use the OpenCore Plus feature to evaluate IP that requires purchase of an additional license until you are satisfied with the functionality and performance. After you purchase a license, visit the Self Service Licensing Center to obtain a license number for any Altera product.

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



2

Figure 1: IP Core Installation Path

📮 acds
- quartus - Contains the Quartus II software
ip - Contains the Altera IP Library and third-party IP cores
altera - Contains the Altera IP Library source code

Note: The default IP installation directory on Windows is *<drive>*:/altera/*<version number>*; on Linux it is <home directory>/altera/ <version number>.

Related Information

- Adding IP Cores to IP Catalog on page 4
- **Altera Licensing Site**
- Altera Software Installation and Licensing Manual

OpenCore Plus IP Evaluation

Altera's free OpenCore Plus feature allows you to evaluate licensed MegaCore IP cores in simulation and hardware before purchase. You need only purchase a license for MegaCore IP cores if you decide to take your design to production. OpenCore Plus supports the following evaluations:

- Simulate the behavior of a licensed IP core in your system.
- Verify the functionality, size, and speed of the IP core quickly and easily.
- Generate time-limited device programming files for designs that include IP cores.
- Program a device with your IP core and verify your design in hardware

OpenCore Plus evaluation supports the following two operation modes:

- Unterhered—run the design containing the licensed IP for a limited time.
- Tethered—run the design containing the licensed IP for a longer time or indefinitely. This requires a connection between your board and the host computer.

Note: All IP cores that use OpenCore Plus time out simultaneously when any IP core in the design times out.

IP Catalog and Parameter Editor (replaces MegaWizard Plug-In Manager)

The Quartus II IP Catalog (**Tools** > **IP Catalog**) and parameter editor help you easily customize and integrate IP cores into your project. You can use the IP Catalog and parameter editor to select, customize, and generate files representing your custom IP variation.

Note: The IP Catalog (Tools > IP Catalog) and parameter editor replace the MegaWizard Plug-In Manager for IP selection and parameterization, beginning in Quartus II software version 14.0. Use the IP Catalog and parameter editor to locate and paramaterize Altera IP cores.



The IP Catalog lists IP cores available for your design. Double-click any IP core to launch the parameter editor and generate files representing your IP variation. The parameter editor prompts you to specify an IP variation name, optional ports, and output file generation options. The parameter editor generates a top-level Qsys system file (.qsys) or Quartus II IP file (.qip) representing the IP core in your project. You can also parameterize an IP variation without an open project.

Use the following features to help you quickly locate and select an IP core:

- Filter IP Catalog to Show IP for active device family or Show IP for all device families.
- Search to locate any full or partial IP core name in IP Catalog. Click **Search for Partner IP**, to access partner IP information on the Altera website.
- Right-click an IP core name in IP Catalog to display details about supported devices, open the IP core's installation folder, andor view links to documentation.

Figure 2: Quartus II IP Catalog

IP Catalog	₽₽×	Search and filter IF	P for your target de	vice
0,	× =			
🖻 📇 Installed IP		Refresh IP catalog	Ctrl+R	
 Installed IP Project Directory No Selection Available Library Basic Functions Arithmetic Bridges and Adaptors Clocks; PLLs and Resets Clocks; PLLs and Resets Clocks; PLLs and Resets Clocks; PLL and Resets PLL Configuration and Programming V/O Miscellaneous On Chip Memory Simulation; Debug and Verification DSP Interface Protocols Memory Interfaces and Controllers Processors and Peripherals System Search for Partner IP 	ALTCLKCTRL altclkctrl Add version 14 Details	 Show IP for all device fa Show IP for active device Double-click to cus 0 	milies e family stomize, right-click i	or information
	ALTCLI Altera Installe Suppor	KCTRL (altclkctrl) Corporation ed version: 14.0 rted Device Families: Arria II Arria 1 MAX 1 MAX 1	l GZ, Arria V, Arria V 0, Arria II GX, Cyclo 0 FPGA nux64/ip/altera/meg	/ GZ, Cyclone IV E, Cyclone V, one IV GX, Stratix V, Stratix IV, jafunctions/altcikctrl/altcikctrl_hw.
	000	n Component Folder		
	Locatio	MAX 1 on: /tools/acdskit/14.0/184/lin on Component Folder	0 FPGA nux64/ip/altera/meç	afunctions/altclkctrl/altclkct

Note: The IP Catalog is also available in Qsys (**View** > **IP Catalog**). The Qsys IP Catalog includes exclusive system interconnect, video and image processing, and other system-level IP that are not available in the Quartus II IP Catalog. For more information about using the Qsys IP Catalog, refer to *Creating a System with Qsys* in the *Quartus II Handbook*.

Related Information

• Creating a System with Qsys



Using the Parameter Editor

The parameter editor helps you to configure IP core ports, parameters, and output file generation options.

- Use preset settings in the parameter editor (where provided) to instantly apply preset parameter values for specific applications.
- View port and parameter descriptions, and links to documentation.
- Generate testbench systems or example designs (where provided).

Figure 3: IP Parameter Editors

	Details Block Symbol B - ALTCLKKCTRL Name altclickcrl Version 14.0 Author Altera Corporation Description no description Group Basic Functions/Clocks; PLs and Resets Altclkctrl Presets for altClck.	View IP port and parameter details	Legacy parameter editors	Viterial Compiler Viterial Compiler </th
O Errors, O Warnings	Acply Update. Dekte New		HATGING or CONJUNCTION HATGING TO A CONJUNCTION THE ADDRESS AND A CONJUNCTION AND A CONJUNCTI AND A CONJUNCTION AND A CONJUNCTION AND A CONJUNCTION AND A CONJUNA	VANAO' Input Imad (bycaning generation) Imad (bycaning generation) Image (by the second secon
Specify your IP variation name Apply pre and target device specific a	set parameters for		Tessarc Usage	Central agents (Deeps

Adding IP Cores to IP Catalog

The IP Catalog automatically displays Altera IP cores found in the project directory, in the Altera installation directory, and in the defined IP search path. The IP Catalog can include Altera-provided IP components, third-party IP components, custom IP components that you provide, and previously generated Qsys systems.

You can use the **IP Search Path** option (**Tools** > **Options**) to include custom and third-party IP components in the IP Catalog. The IP Catalog displays all IP cores in the IP search path. The Quartus II software searches the directories listed in the IP search path for the following IP core files:

- Component Description File (_hw.tcl)—Defines a single IP core.
- IP Index File (.ipx)—Each .ipx file indexes a collection of available IP cores, or a reference to other directories to search. In general, .ipx files facilitate faster searches.

The Quartus II software searches some directories recursively and other directories only to a specific depth. When the search is recursive, the search stops at any directory that contains an _hw.tcl or .ipx file.

In the following list of search locations, a recursive descent is annotated by **. A single * signifies any file.

Table 1: IP Search Locations

Location	Description
PROJECT_DIR/*	Finds IP components and index files in the Quartus II project directory.

Altera Corporation



Location	Description
PROJECT_DIR/ip/**/*	Finds IP components and index files in any subdirectory of the /ip subdirectory of the Quartus project directory.

Figure 4: Specifying IP Search Locations

Category:	
 General EDA Tool Options Fonts Fonts Fonts Intermet Connectivity Notifications USefarch Locations USefarch Locations Users Setup Perferred Text Editor Portersesing Messages Colors Fonts 	IP Search Locations Specify both project and global IP search locations. List the search locations in the order you want to search them. Global IP search directories (all projects) Global IP search directory: Add Remove Assers/prossar/140est/my_pcie_examples Down Lists current project and global search path
	Project IP search directories Project IP search directory: Add Remove Up Down

If the Quartus II software recognizes two IP cores with the same name, the following search path precedence rules determine the resolution of files:

- 1. Project directory.
- 2. Project database directory.
- **3.** Project IP search path specified in **IP Search Locations**, or with the SEARCH_PATH assignment in the Quartus II Settings File (.qsf) for the current project revision.
- 4. Global IP search path specified in IP Search Locations, or with the SEARCH_PATH assignment in the quartus2.ini file.
- 5. Quartus II software libraries directory, such as <Quartus II Installation>\libraries.
- **Note:** If you add a component to the search path, you must refresh your system by clicking **File** > **Refresh** to update the IP Catalog.

General IP Core Settings

You can use the following settings to control how the Quartus II software manages IP cores in your project.

Introduction to Altera IP Cores



5

Table 2: IP Core General Setting Locations

Setting Location	Description
Tools > Options > IP Settings Or Assignments > Settings > IP Settings (only enabled with open project)	 Specify your IP generation HDL preference. The parameter editor generates IP files in your preferred HDL by default. Increase Maximum Qsys memory usage size if you experience slow processing for large systems, or if Qsys reports an Out of Memory error.
Tools > Options > IP Catalog Search Locations Or Assignments > Settings > IP Catalog Search Locations	• Specify project and global IP search locations. The Quartus II software searches for IP cores in the project directory, in the Altera installation directory, and in the IP search path.
Assignments > Settings > Simulation	• NativeLink Settings allow you to automatically compile testbenches for supported simulators. You can also specify a script to compile the testbench, and a script to set up the simulation.

Specifying IP Core Parameters and Options

The parameter editor GUI allows you to quickly configure your custom IP variation. Use the following steps to specify IP core options and parameters in the Quartus II software. Refer to *Specifying IP Core Parameters and Options (Legacy Parameter Editors)* for configuration of IP cores using the legacy parameter editor.

- In the IP Catalog (Tools > IP Catalog), locate and double-click the name of the IP core to customize. The parameter editor appears.
- 2. Specify a top-level name for your custom IP variation. The parameter editor saves the IP variation settings in a file named *<your_ip>*.qsys. Click OK.
- **3.** Specify the parameters and options for your IP variation in the parameter editor, including one or more of the following. Refer to your IP core user guide for information about specific IP core parameters.
 - Optionally select preset parameter values if provided for your IP core. Presets specify initial parameter values for specific applications.
 - Specify parameters defining the IP core functionality, port configurations, and device-specific features.
 - Specify options for processing the IP core files in other EDA tools.
- 4. Click Generate HDL, the Generation dialog box appears.
- **5.** Specify output file generation options, and then click **Generate**. The IP variation files generate according to your specifications.
- 6. To generate a simulation testbench, click Generate > Generate Testbench System.
- To generate an HDL instantiation template that you can copy and paste into your text editor, click Generate > HDL Example.

Altera Corporation



- Click Finish. The parameter editor adds the top-level .qsys file to the current project automatically. If you are prompted to manually add the .qsys file to the project, click Project > Add/Remove Files in Project to add the file.
- 9. After generating and instantiating your IP variation, make appropriate pin assignments to connect ports.

Figure 5: IP Parameter Editor

ang Parameters ⊠C⊂ unsaved > altclkctrl_0	
ALTELKCTRL and the definition of the stant drive the Clobal Clock Network, the Regional Clock Network And the dedicated External Clock path. How do you wur use the ALTCLICKTRL For global clock How many clock toputs would you like: Clock removes driven by this buffer? How do you want to register the 'ena' port? Clock network driven by this buffer? How do you want to register the 'ena' port? Clock network driven by this buffer? How do you want to register the 'ena' port? Clock network driven by this buffer? How do you want to register the 'ena' port? Clock network driven by this buffer? How do you want to register the 'ena' port? Clock network driven by this buffer? How do you want to register the 'ena' port? Clock network driven by this buffer? How do you want to register the 'ena' port? Clock network driven by this buffer? How do you want to register the 'ena' port? Clock network driven by this buffer? How do you want to register the 'ena' port? How do you want to register the 'ena' port? How do you want to register the 'ena' port? Device Fatings Device Settings Device Settin	Author Altera Corporation Description no description Group Basic Functions/Clocks; PLLs and Resets Altelketri Presets Starkketri. Presets Starkketri. Description Presets for altReset. Usraw No presets for ALTELKETRI 14.0 Generate HOL. Emph
pecify your IP variation name	eset parameters for

Related Information

Specifying IP Core Parameters and Options (Legacy Parameter Editors) on page 11

Files Generated for Altera IP Cores

The Quartus II software version 14.0a10 and later generates the following IP core output file structure when targeting Arria 10 devices.



Figure 6: IP Core Generated Files



Table 3: IP Core Generated Files (version 14.0a10)

File Name	Description
<my_ip>.qsys</my_ip>	The Qsys system or top-level IP variation file. <i><my_ip></my_ip></i> is the name that you give your IP variation.
<system>.sopcinfo</system>	Describes the connections and IP component parameterizations in your Qsys system. You can parse its contents to get requirements when you develop software drivers for IP components.
	Downstream tools such as the Nios II tool chain use this file. The .sopcinfo file and the system.h file generated for the Nios II tool chain include address map information for each slave relative to each master that accesses the slave. Different masters may have a different address map to access a particular slave component.



File Name	Description		
<my_ip>.cmp</my_ip>	The VHDL Component Declaration (.cmp) file is a text file that contains local generic and port definitions that you can use in VHDL design files.		
<my_ip>.html</my_ip>	A report that contains connection information, a memory map showing the address of each slave with respect to each master to which it is connected, and parameter assignments.		
<my_ip>_generation.rpt</my_ip>	IP or Qsys generation log file. A summary of the messages during IP generation.		
<my_ip>.debuginfo</my_ip>	Contains post-generation information. Used to pass System Console and Bus Analyzer Toolkit information about the Qsys interconnect. The Bus Analysis Toolkit uses this file to identify debug components in the Qsys interconnect.		
<my_ip>.qip</my_ip>	Contains all the required information about the IP component to integrate and compile the IP component in the Quartus II software.		
<my_ip>.csv</my_ip>	Contains information about the upgrade status of the IP component.		
<my_ip>.bsf</my_ip>	A Block Symbol File (. bsf) representation of the IP variation for use in Quartus II Block Diagram Files (.bdf).		
<my_ip>.spd</my_ip>	Required input file for ip-make-simscript to generate simulation scripts for supported simulators. The .spd file contains a list of files generated for simulation, along with information about memories that you can initialize.		
<my_ip>.ppf</my_ip>	The Pin Planner File (.ppf) stores the port and node assignments for IP components created for use with the Pin Planner.		
<my_ip>_bb.v</my_ip>	You can use the Verilog black-box (_bb.v) file as an empty module declaration for use as a black box.		
<my_ip>.sip</my_ip>	Contains information required for NativeLink simulation of IP components. You must add the .sip file to your Quartus II project.		
<my_ip>_inst.v or _inst.vhd</my_ip>	HDL example instantiation template. You can copy and paste the contents of this file into your HDL file to instantiate the IP variation.		
<my_ip>.regmap</my_ip>	If IP contains register information, .regmap file generates. The .regmap file describes the register map information of master and slave interfaces. This file complements the .sopcinfo file by providing more detailed register information about the system. This enables register display views and user customizable statistics in the System Console.		
<i><my_ip< i="">>.svd</my_ip<></i>	Allows HPS System Debug tools to view the register maps of peripherals connected to HPS within a Qsys system. During synthesis, the . svd files for slave interfaces visible to System Console masters are stored in the .sof file in the debug section. System Console reads this section, which Qsys can query for register map		

information. For system slaves, Qsys can access the registers by name.

9

File Name	Description
<my_ip>.v</my_ip>	HDL files that instantiate each submodule or child IP core for synthesis
or	or simulation.
<my_ip>.vhd</my_ip>	
mentor/	Contains a ModelSim [®] script msim_setup.tcl to set up and run a simulation.
aldec/	Contains a Riviera-PRO script rivierapro_setup.tcl to setup and run a simulation.
/synopsys/vcs	Contains a shell script vcs_setup.sh to set up and run a VCS [®] simulation.
/synopsys/vcsmx	Contains a shell script vcsmx_setup.sh and synopsys_ sim.setup file to set up and run a VCS MX [®] simulation.
/cadence	Contains a shell script ncsim_setup.sh and other setup files to set up and run an NCSIM simulation.
/submodules	Contains HDL files for the IP core submodule.
<child cores="" ip="">/</child>	For each generated child IP core directory, Qsys generates /synth and /sim sub-directories.



Specifying IP Core Parameters and Options (Legacy Parameter Editors)

The Quartus II software version 14.0 and previous uses a legacy version of the parameter editor for IP core configuration and generation. Use the following steps to configure and generate an IP variation using a legacy parameter editor.

Note: The legacy parameter editor generates a different output file structure than the latest parameter editor. Refer to *Specifying IP Core Parameters and Options* for configuration of IP cores in the Quartus II software version 14.0a10 and later.



Figure 7: Legacy Parameter Editors

- In the IP Catalog (Tools > IP Catalog), locate and double-click the name of the IP core to customize. The parameter editor appears.
- **2.** Specify a top-level name and output HDL file type for your IP variation. This name identifies the IP core variation files in your project. Click **OK**.
- **3.** Specify the parameters and options for your IP variation in the parameter editor. Refer to your IP core user guide for information about specific IP core parameters.
- **4.** Click **Finish** or **Generate** (depending on the parameter editor version). The parameter editor generates the files for your IP variation according to your specifications. Click **Exit** if prompted when generation is complete. The parameter editor adds the top-level .**qip** file to the current project automatically.
 - Note: To manually add an IP variation generated with legacy parameter editor to a project, click **Project** > Add/Remove Files in Project and add the IP variation .qip file.

Related Information Specifying IP Core Parameters and Options on page 6

Introduction to Altera IP Cores

Altera Corporation



UG-01056 2014.08.18

Files Generated for Altera IP Cores (Legacy Parameter Editors)

The Quartus II software version 14.0 and previous generates one of the following output file structures for Altera IP cores.

Figure 8: IP Core Generated Files (Legacy Parameter Editor)





Note: To manually add an IP variation to a Quartus II project, click **Project** > **Add/Remove Files in Project** and add only the IP variation **.qip** or **.qsys** file, but not both, to the project. Do not manually add the top-level HDL file to the project.

Generating a Qsys System or IP Variation with qsys-generate

You can use the <code>qsys-generate</code> utility to generate RTL for your Qsys system, IP core variation, or simulation models and scripts. You can create testbench systems for testing your Qsys system in a simulator using bus functional models (BFMs). Output from the <code>qsys-generate</code> command is the same as when generating using the Qsys GUI.

Table 4: qsys-generate Command-Line Options

Option	Usage	Description
<1st arg file>	Required	The name of the .qsys system file to generate.
synthesis= <verilog vhdl></verilog vhdl>	Optional	Creates synthesis HDL files that Qsys uses to compile the system in a Quartus II project. You must specify the preferred generation language for the top-level RTL file for the generated Qsys system.
block-symbol-file	Optional	Creates a Block Symbol File (.bsf) for the Qsys system.
simulation= <verilog vhdl></verilog vhdl>	Optional	Creates a simulation model for the Qsys system. The simulation model contains generated HDL files for the simulator, and may include simulation-only features. You must specify the preferred simulation language.
testbench=< <i>SIMPLE</i> <i>STANDARD</i> >	Optional	Creates a testbench system that instantiates the original system, adding bus functional models (BFMs) to drive the top-level interfaces. When you generate the system, the BFMs interact with the system in the simulator.
testbench-simulation= <verilog vhdl></verilog vhdl>	Optional	After you create the testbench system, you can create a simulation model for the testbench system.
search-path= <value></value>	Optional	If you omit this command, Qsys uses a standard default path. If you provide this command, Qsys searches a comma-separated list of paths. To include the standard path in your replacement, use "\$", for example, "/ extra/dir, \$".



14

Option	Usage	Description
jvm-max-heap-size= <value></value>	Optional	The maximum memory size that Qsys uses for allocations when running qsys- generate. You specify the value as < <i>size</i> > < <i>unit</i> >, where unit is m (or M) for multiples of megabytes or g (or G) for multiples of gigabytes. The default value is 512m.
family= <value></value>	Optional	Specifies the device family.
part= <value></value>	Optional	Specifies the device part number. If set, this option overrides thefamily option.
allow-mixed-language-simulation	Optional	Enables a mixed language simulation model generation. If true, if a preferred simulation language is set, Qsys uses a fileset of the component for the simulation model generation. When false, which is the default, Qsys uses the language specified with file-set= <value> for all components for simulation model generation.</value>

Modifying an IP Variation

You can easily modify the parameters of any Altera IP core variation in the parameter editor to match your design requirements. Use any of the following methods to modify an IP variation in the parameter editor.

Table 5: Modifying an IP Variation

Menu Command	Action
File > Open	Select the top-level HDL (.v, or .vhd) IP variation file to launch the parameter editor and modify the IP variation. Regenerate the IP variation to implement your changes.
View > Utility Windows > Project Navigator > IP Components	Double-click the IP variation to launch the parameter editor and modify the IP variation. Regenerate the IP variation to implement your changes.
Project > Upgrade IP Components	Select the IP variation and click Upgrade in Editor to launch the parameter editor and modify the IP variation. Regenerate the IP variation to implement your changes.

Introduction to Altera IP Cores



Send Feedback

15

Upgrading IP Cores

IP core variants generated with a previous version of the Quartus II software may require upgrading before use in the current version of the Quartus II software. Click **Project** > **Upgrade IP Components** to identify and upgrade IP core variants.

The Upgrade IP Components dialog box provides instructions when IP upgrade is required, optional, or unsupported for specific IP cores in your design. You must upgrade IP cores that require it before you can compile the IP variation in the current version of the Quartus II software. Many Altera IP cores support automatic upgrade.

The upgrade process renames and preserves the existing variation file (.v, .sv, or .vhd) as $\langle my_variant \rangle_{-}$ **BAK.v**, .sv, .vhd in the project directory.

Table 6: IP Core Upgrade Stat	tus
-------------------------------	-----

IP Core Status	Corrective Action
Required Upgrade IP Components	You must upgrade the IP variation before compiling in the current version of the Quartus II software.
Optional Upgrade IP Components	Upgrade is optional for this IP variation in the current version of the Quartus II software. You can upgrade this IP variation to take advantage of the latest development of this IP core. Alternatively you can retain previous IP core characteristics by declining to upgrade.
Upgrade Unsupported	Upgrade of the IP variation is not supported in the current version of the Quartus II software due to IP core end of life or incompatibility with the current version of the Quartus II software. You are prompted to replace the obsolete IP core with a current equivalent IP core from the IP Catalog.

Before you begin

- Archive the Quartus II project containing outdated IP cores in the original version of the Quartus II software: Click **Project** > **Archive Project** to save the project in your previous version of the Quartus II software. This archive preserves your original design source and project files.
- Restore the archived project in the latest version of the Quartus II software: Click **Project** > **Restore** Archived Project. Click OK if prompted to change to a supported device or overwrite the project database. File paths in the archive must be relative to the project directory. File paths in the archive must reference the IP variation .v or .vhd file or .gsys file (not the .gip file).
- 1. In the latest version of the Quartus II software, open the Quartus II project containing an outdated IP core variation. The Upgrade IP Components dialog automatically displays the status of IP cores in your project, along with instructions for upgrading each core. Click **Project** > **Upgrade IP Components** to access this dialog box manually.
- 2. To simultaneously upgrade all IP cores that support automatic upgrade, click **Perform Automatic** Upgrade. The Status and Version columns update when upgrade is complete. Example designs provided with any Altera IP core regenerate automatically whenever you upgrade the IP core.



Figure 9: Upgrading IP Cores

plays upgrade	" All		🚺 💎 < <searc< th=""><th>h>></th><th></th><th></th><th></th><th></th><th></th></searc<>	h>>					
us for all IP cores ne Project		Auto Upgrade	Entity	IP Component	Version	Device Family	Status	Description	File
	۲		- 📉 mysdi	SDI	13.1			IP does not support selected device family. Core must be removed from project.	mysdi.qip
ıble-click to	•		🖄 mysfl	Serial Flash Loader	13.1			Double-click to upgrade IP component.	mysfl.qip
individually migrate			🕂 mystp	SignalTap II Logic Analyzer	13.1			IP will be converted to use IP Parameter Editor.	mystp.qip
Checked IP cores support "Auto Upgrade"		v	📉 mytse	Triple-Speed Ethernet	13.1			IP will be converted to use IP Parameter Editor. Release Notes.	mytse.qip
			📉 myviterbi	Viterbi	13.1			Double-click to upgrade IP component.	myviterbi.qip
cessful	۲		📉 myvjtag	Virtual JTAG	13.1			IP will be converted to use IP Parameter Editor.	myvjtag.qip
o Upgrade"	. 🕥		📥 phyreset	Transceiver PHY Reset Controller	14.0	Arria 10	Success	Release Notes	phyreset.qsys
rade	-		🔨 pipe_phy	PHY IP Core for PCI Express (PIPE)	13.1			IP does not support selected device family. Core must be removed from project.	pipe_phy.qip
Inavallable	4			1				10	
	Warn	ing: Upgra	ding IP componer	nts changes your design files. Altera	a recomn	nends archiving	your design l	before upgrading IP component	5.
		avice	Help				Perform Au	tomatic Ungrade Ungrade in	Editor Clos

Example 1: Upgrading IP Cores at the Command Line

You can upgrade IP cores that support auto upgrade at the command line. IP cores that do not support automatic upgrade do not support command line upgrade.

• To upgrade a single IP core that supports auto-upgrade, type the following command:

```
quartus_sh -ip_upgrade -variation_files <my_ip_filepath/my_ip>.<hdl>
<qii_project>
Example:
quartus_sh -ip_upgrade -variation_files mega/pll25.v hps_testx
```

• To simultaneously upgrade multiple IP cores that support auto-upgrade, type the following command:

```
quartus_sh -ip_upgrade -variation_files "<my_ip_filepath/my_ip1>.<hdl>;
<my_ip_filepath/my_ip2>.<hdl>" <qii_project>
Example:
quartus_sh -ip_upgrade -variation_files "mega/pll_tx2.v;mega/pll3.v" hps_testx
```

Note: IP cores older than Quartus II software version 12.0 do not support upgrade. Altera verifies that the current version of the Quartus II software compiles the previous version of each IP core. The *Altera IP Release Notes* reports any verification exceptions for Altera IP cores. Altera does not verify compilation for IP cores older than the previous two releases.

Altera Corporation



17

Migrating IP Cores to a Different Device

IP migration allows you to target the latest device families with IP originally generated for a different device. Some Altera IP cores require individual migration to upgrade. The **Upgrade IP Components** dialog box prompts you to double-click IP cores that require individual migration.

- 1. To display IP cores requiring migration, click **Project** > **Upgrade IP Components**. The **Description** field prompts you to double-click IP cores that require individual migration.
- **2.** Double-click the IP core name, and then click **OK** after reading the information panel. The parameter editor appears showing the original IP core parameters.
- **3.** For the **Currently selected device family**, turn off **Match project/default**, and then select the new target device family.
- **4.** Click **Finish**, and then click **Finish** again to migrate the IP variation using best-effort mapping to new parameters and settings. Click **OK** if you are prompted that the IP core is unsupported for the current device. A new parameter editor opens displaying best-effort mapped parameters.
- 5. Click Generate HDL, and then confirm the Synthesis and Simulation file options. Verilog is the parameter editor default HDL for synthesis files. If your original IP core was generated for VHDL, select VHDL to retain the original output HDL format.
- 6. To regenerate the new IP variation for the new target device, click **Generate**. When generation is complete, click **Close**.
- 7. Click Finish to complete migration of the IP core. Click OK if you are prompted to overwrite IP core files. The Device Family column displays the migrated device support. The migration process replaces <my_ip>.qip with the <my_ip>.qsys top-level IP file in your project.
 - **Note:** If migration does not replace *<my_ip>*.qip with *<my_ip>*.qsys, click **Project > Add/Remove Files** in **Project** to replace the file in your project.
- **8.** Review the latest parameters in the parameter editor or generated HDL for correctness. IP migration may change ports, parameters, or functionality of the IP core. During migration, the IP core's HDL generates into a library that is different from the original output location of the IP core. Update any assignments that reference outdated locations. If your upgraded IP core is represented by a symbol in a supporting Block Design File schematic, replace the symbol with the newly generated <*my_ip*>.**bsf** after migration.
 - **Note:** The migration process may change the IP variation interface, parameters, and functionality. This may require you to change your design or to re-parameterize your variant after the **Upgrade IP Components** dialog box indicates that migration is complete. The **Description** field identifies IP cores that require design or parameter changes.

Related Information Altera IP Release Notes

Introduction to Altera IP Cores

Altera Corporation



Simulating Altera IP Cores in other EDA Tools

The Quartus II software supports RTL and gate-level design simulation of Altera IP cores in supported EDA simulators. Simulation involves setting up your simulator working environment, compiling simulation model libraries, and running your simulation.

You can use the functional simulation model and the testbench or example design generated with your IP core for simulation. The functional simulation model and testbench files are generated in a project subdirectory. This directory may also include scripts to compile and run the testbench. For a complete list of models or libraries required to simulate your IP core, refer to the scripts generated with the testbench. You can use the Quartus II NativeLink feature to automatically generate simulation files and scripts. NativeLink launches your preferred simulator from within the Quartus II software.

Figure 10: Simulation in Quartus II Design Flow



Note: Post-fit timing simulation is not supported for 28nm and later device archetectures. Altera IP supports a variety of simulation models, including simulation-specific IP functional simulation models and encrypted RTL models, and plain text RTL models. These are all cycle-accurate models. The models support fast functional simulation of your IP core instance using industry-standard VHDL or Verilog HDL simulators. For some cores, only the plain text RTL model is generated, and you can simulate that model. Use the simulation models only for simulation and not for synthesis or any other purposes. Using these models for synthesis creates a nonfunctional design.

Related Information Simulating Altera Designs



Simulation Flows

The Quartus II software supports integration with EDA simulators.

Table 7: Simulation Flows

Simulation Flow	Description
NativeLink flow	The NativeLink automated flow supports a variety of design flows. Do not use NativeLink if you require direct control over every aspect of simulation.
	 Use NativeLink to generate simulation scripts to compile your design and simulation libraries, and to automatically launch your simulator. Specify your own compilation, elaboration, and simulation scripts for testbench and simulation model files that have not been analyzed by the Quartus II software. Use NativeLink to supplement your scripts by automatically compiling design files, IP simulation model files, and Altera simulation library models.
Custom flows	 Custom flows support manual control of all aspects of simulation, including the following: Manually compile and simulate testbench, design, IP, and simulation model libraries, or write scripts to automate compilation and simulation in your simulator. Use the Simulation Library Compiler to compile simulation libraries for all Altera devices and supported third-party simulators and languages. Use the custom flow if you require any of the following:
	 Custom compilation commands for design, IP, or simulation library model files (for example, macros, debugging or optimization options, or other simulator-specific options). Multi-pass simulation flows. Flows that use dynamically generated simulation scripts.
Specialized flows	 Altera supports specialized flows for various design variations, including the following: For simulation of Altera example designs, refer to the documentation for the example design or to the IP core user guide. For simulation of Qsys designs, refer to <i>Creating a System with Qsys</i>. For simulation of designs that include the Nios II embedded processor, refer to <i>Simulating a Nios II Embedded Processor</i>.

Related Information

- IP User Guide Documentation
- Creating a System with Qsys ٠
- Simulating a Nios II Embedded Processor

Simulator Support

The Quartus II software supports specific EDA simulator versions for RTL and gate-level simulation.

Introduction to Altera IP Cores

Altera Corporation



Table 8: Supported Simulators

Vendor	Simulator	Version	Platform
Aldec	Active-HDL	9.3	Windows
Aldec	Riviera-PRO	2013.10	Windows, Linux
Cadence	Incisive Enterprise	13.1	Linux
Mentor Graphics	ModelSim-Altera (provided)	10.1e	Windows, Linux
Mentor Graphics	ModelSim PE	10.1e	Windows
Mentor Graphics	ModelSim SE	10.2c	Windows, Linux
Mentor Graphics	QuestaSim	10.2c	Windows, Linux
Synopsys	VCS/VCS MX	2013.06-sp1	Linux

Simulation Levels

The Quartus II software supports various levels of simulation in supported EDA simulators.

Table 9: Supported Simulation Levels

Simulation Level	Description	Simulation Input
RTL	Cycle-accurate simulation using Verilog HDL, SystemVerilog, and VHDL design source code with simulation models provided by Altera and other IP providers.	 Design source/testbench Altera simulation libraries Altera IP plain text or IEEE encrypted RTL models IP simulation models Altera IP functional simulation models Altera IP bus functional models Qsys-generated models Verification IP
Gate-level functional	Simulation using a post-synthesis or post-fit functional netlist testing the post-synthesis functional netlist, or post-fit functional netlist.	 Testbench Altera simulation libraries Post-synthesis or post-fit functional netlist Altera IP bus functional models
Gate-level timing	Simulation using a post-fit timing netlist, testing functional and timing. Not supported for Arria V, Cyclone V, or Stratix V devices.	 Testbench Altera simulation libraries Post-fit timing netlist Post-fit Standard Delay Output File (.sdo)

Note: Gate-level timing simulation of an entire design can be slow and should be avoided. Gate-level timing simulation is not supported for Arria[®] V, Cyclone[®] V, or Stratix[®] V devices. Use TimeQuest static timing analysis rather than gate-level timing simulation.



HDL Support

The Quartus II software provides the following HDL support for EDA simulators.

Table 10: HDL Support

Language	Description
VHDL	 For VHDL RTL simulation, compile design files directly in your simulator. To use NativeLink automation, analyze and elaborate your design in the Quartus II software, and then use the NativeLink simulator scripts to compile the design files in your simulator. You must also compile simulation models from the Altera simulation libraries and simulation models for the IP cores in your design. Use the Simulation Library Compiler or NativeLink to compile simulation models. For gate-level simulation, the EDA Netlist Writer generates a synthesized design netlist VHDL Output File (.vho). Compile the .vho in your simulator. You may also need to compile models from the Altera simulation libraries. IEEE 1364-2005 encrypted Verilog HDL simulation models are encrypted separately for each Altera-supported simulation vendor. If you want to simulate the model in a VHDL design, you need either a simulator that is capable of VHDL/Verilog HDL co-simulation, or any Mentor Graphics single language VHDL simulator.
Verilog HDL SystemVerilog	 For RTL simulation in Verilog HDL or SystemVerilog, compile your design files in your simulator. To use NativeLink automation, analyze and elaborate your design in the Quartus II software, and then use the NativeLink simulator scripts to compile your design files in your simulator. You must also compile simulation models from the Altera simulation libraries and simulation models for the IP cores in your design. Use the Simulation Library Compiler or NativeLink to compile simulation models. For gate-level simulation, the EDA Netlist Writer generates a synthesized design netlist Verilog Output File (.vo). Compile the .vo in your simulator.
Mixed HDL	 If your design is a mix of VHDL, Verilog HDL, and SystemVerilog files, you must use a mixed language simulator. Since Altera supports both languages, choose the most convenient language for any Altera IP core in your design. Altera provides Arria V, Cyclone V, Stratix V, and newer simulation model libraries and IP simulation models in Verilog HDL and IEEE encrypted Verilog. Your simulator's co-simulation capabilities support VHDL simulation of these models using VHDL "wrapper" files. Altera provides the wrapper for Verilog models to instantiate these models directly from your VHDL design.
Schematic	You must convert schematics to HDL format before simulation. You can use the converted VHDL or Verilog HDL files for RTL simulation.

Compiling Simulation Models

The Quartus II software includes simulation models for Altera IP cores.

These models include IP functional simulation models, and device family-specific models in the *Quartus II installation path>/eda/sim_lib* directory. These models include IEEE encrypted Verilog HDL models for both Verilog HDL and VHDL simulation. Before running simulation, you must compile the appropriate simulation models from the Altera simulation libraries.

Introduction to Altera IP Cores



21

22 Generating IP Simulation Files for RTL Simulation

Use any of the following methods to compile Altera simulation models:

- Use the NativeLink feature to automatically compile your design, Altera IP, simulation model libraries, and testbench.
- Run the Simulation Library Compiler to compile all RTL and gate-level simulation model libraries for your device, simulator, and design language.
- Compile Altera simulation models manually with your simulator.

After you compile the simulation model libraries, you can reuse these libraries in subsequent simulations to avoid having to compile them again.

Note: The specified timescale precision must be within 1ps when using Altera simulation models.

Related Information

Altera Simulation Models

Generating IP Simulation Files for RTL Simulation

The Quartus II software supports both Verilog HDL and VHDL simulation of encrypted and unencrypted Altera IP cores. If your design includes Altera IP cores, you must compile any corresponding IP simulation models in your simulator with the rest of your design and testbench. The Quartus II software generates and copies the simulation models for IP cores to your project directory.

You can use the following files to simulate your Altera IP variation.

Table 11: Altera IP Simulation Files

File Type	Description	File Name
Simulator setup script	Simulator-specific script to compile, elaborate, and simulate Altera IP models and simulation model library files. Copy the commands into your simulation script, or edit these files to compile, elaborate, and simulate your design and testbench.	Cadence cds.lib ncsim_setup.sh hdl.var Mentor Graphics msim_setup.tcl Synopsys synopsys_sim.setup vcs_setup.sh vcsmx_setup.sh Aldec rivierapro_setup.tcl
Quartus II Simulation IP File (.sip)	Contains IP core simulation library mapping information. The. sip files enable NativeLink simulation and the Quartus II Archiver for IP cores.	<design name="">.sip</design>

Introduction to Altera IP Cores



Send Feedback

File Type	Description	File Name
IP functional simulation models	IP functional simulation models are cycle- accurate VHDL or Verilog HDL models generated by the Quartus II software for some Altera IP cores. IP functional simulation models support fast functional simulation of IP using industry-standard VHDL and Verilog HDL simulators.	<my_ip>.vho <my_ip>.vo</my_ip></my_ip>
IEEE encrypted models	Arria V, Cyclone V, Stratix V, and newer simulation model libraries and IP simulation models are provided in Verilog HDL and IEEE encrypted Verilog HDL. VHDL simulation of these models is supported using your simulator's co-simulation capabilities. IEEE encrypted Verilog HDL models are significantly faster than IP functional simulation models.	<my_ip>.v</my_ip>

Generating IP Functional Simulation Models for RTL Simulation

Altera provides IP functional simulation models for some Altera IP cores. To generate IP functional simulation models, follow these steps:

- Turn on the Generate Simulation Model option when parameterizing the IP core.
- When you simulate your design, compile only the .vo or .vho for these IP cores in your simulator. In this case you should not compile the corresponding HDL file. The encrypted HDL file supports synthesis by only the Quartus II software.
- **Note:** Altera IP cores that do not require IP functional simulation models for simulation, do not provide the **Generate Simulation Model** option in the IP core parameter editor.
- **Note:** Many recently released Altera IP cores support RTL simulation using IEEE Verilog HDL encryption. IEEE encrypted models are significantly faster than IP functional simulation models. You can simulate the models in both Verilog HDL and VHDL designs.

Related Information

AN 343: OpenCore Evaluation of AMPP Megafunctions

Generating Simulation Scripts

You can automatically generate simulation scripts to set up supported simulators. These scripts compile the required device libraries and system design files in the correct order, and then elaborate or load the top-level design for simulation. You can also use scripts to modify the top-level simulation environment, independent of IP simulation files that are replaced during regeneration. You can modify the scripts to set up supported simulators.

Use the NativeLink feature to generate simulation scripts to automate simulation steps. You can reuse these generated files and simulation scripts in a custom simulation flow. NativeLink optionally generates scripts for your simulator in the project subdirectory.

- 1. Click Assignments > Settings.
- 2. Under EDA Tool Settings, click Simulation.
- 3. Select the Tool name of your simulator.

Introduction to Altera IP Cores

Altera Corporation



4. Click More NativeLink Settings.

24

5. Turn on Generate third-party EDA tool command scripts without running the EDA tool.

Table 12: NativeLink Generated Scripts for RTL Simulation

Simulator(s)	Simulation File	Use
Mentor Graphics ModelSim QuestaSim	/simulation/modelsim/< <i>my_ip</i> >.do	Source directly with your simulator.
Aldec Riviera Pro	/simulation/modelsim/ <my_ip>.do</my_ip>	Source directly with your simulator.
Synopsys VCS	/simulation/modelsim/ <i><revision name=""></revision></i> _ <i><rtl gate="" or=""></rtl></i> .vcs	Add your testbench file name to this options file to pass the file to VCS using the -file option. If you specify a testbench file to NativeLink, NativeLink generates an . sh script that runs VCS.
Synopsys VCS MX	/simulation/scsim/ <revision name="">_ vcsmx_<rtl gate="" or="">_<verilog or="" vhdl=""> .tcl</verilog></rtl></revision>	Run this script at the command line using the command: quartus_sh -t < <i>script</i> > Any testbench you specify with NativeLink is included in this script.
Cadence Incisive (NC SIM)	/simulation/ncsim/< <i>revision name>_</i> ncsim_< <i>rtl or gate>_</i> < <i>verilog or vhdl></i> .tcl	Run this script at the command line using the command: quartus_sh -t < <i>script</i> >. Any testbench you specify with NativeLink is included in this script.

You can use the following script variables:

- TOP_LEVEL_NAME—The top-level entity of your simulation is often a testbench that instantiates your design, and then your design instantiates IP cores and/or Qsys systems. Set the value of TOP_LEVEL_NAME to the top-level entity.
- QSYS_SIMDIR—Specifies the top-level directory containing the simulation files.
- Other variables control the compilation, elaboration, and simulation process.

Generating Custom Simulation Scripts with ip-make-simscript

Use the ip-make-simscript utility to generate simulation command scripts for multiple IP cores or Qsys systems. Specify all Simulation Package Descriptor files (.spd), each of which lists the required simulation files for the corresponding IP core or Qsys system. The IP parameter editor generates the .spd files.

ip-make-simscript compiles IP simulation models into various simulation libraries. Use the compile-towork option to compile all simulation files into a single work library. Use this option only if you require a simplified library structure.

When you specify multiple .spd files, the ip-make-simscript utility generates a single simulation script containing all required simulation information. The default value of TOP_LEVEL_NAME is the TOP_LEVEL_NAME defined in the IP core or Qsys .spd file.

Set appropriate variables in the script, or edit the variable assignment directly in the script. If the simulation script is a Tcl file that is sourced in the simulator, set the variables before sourcing the script. If the simulation script is a shell script, pass in the variables as command-line arguments to the shell script.

Altera Corporation



• To run ip-make-simscript, type the following at the command prompt:

<Quartus II installation path>\quartus\sopc_builder\bin\ip-make-simscript

Option	Description	Status
spd= <file></file>	Describes the list of compiled files and memory model hierarchy. If your design includes multiple IP cores or Qsys systems that include .spd files, use this option for each file. For example: ip-make-simscriptspd=ip1.spd spd=ip2.spd	Required
output-directory=< <i>directory</i> >	Specifies the location of output files. If unspecified, the default setting is the directory from which ip-make-simscript is run.	Optional
compile-to-work	Compiles all design files to the default work library. Use this option only if you encounter problems managing your simulation with multiple libraries.	Optional
use-relative-paths	Uses relative paths whenever possible.	Optional

Table 13: ip-make-simscript Examples

Related Information

- Aldec Active-HDL and Riviera-PRO Support
- Synopsys VCS and VCS MX Support
- Mentor Graphics ModelSim and QuestaSim Support

Synthesizing Altera IP Cores in Other EDA Tools

You can use supported EDA tools to synthesize a design that includes Altera IP cores. When you generate the IP core synthesis files for use with third-party EDA synthesis tools, you can optionally create an area and timing estimation netlist. To enable generation, turn on **Create timing and resource estimates for third-party EDA synthesis tools** when customizing your IP variation.

The area and timing estimation netlist describes the IP core connectivity and architecture, but does not include details about the true functionality. This information enables certain third-party synthesis tools to better report area and timing estimates. In addition, synthesis tools can use the timing information to achieve timing-driven optimizations and improve the quality of results.

The Quartus II software generates the **<variant name>_syn.v** netlist file in Verilog HDL format regardless of the output file format you specify. If you use this netlist for synthesis, you must include the IP core wrapper file **<variant name>.v** or **<variant name>.vhd** in your Quartus II project.



26

Related Information Quartus II Integrated Synthesis

Instantiating IP Cores in HDL

You can instantiate an IP core directly in your HDL code by calling the IP core name and declaring its parameters, in the same manner as any other module, component, or subdesign. When instantiating an IP core in VHDL, you must include the associated libraries.

Accessing HDL Code Templates

The Quartus II software includes code examples or templates for inferred RAMs, ROMs, shift registers, arithmetic functions, and DSP functions optimized for Altera devices. To access HDL code templates to define these IP cores in HDL, follow these steps:

- **1.** Open a file in the text editor.
- 2. Click Edit > Insert template.
- **3.** In the **Insert Template** dialog box, click the + icon to expand either the **Verilog HDL** category or the **VHDL** category, depending on the HDL you prefer.
- 4. Under Full Designs, expand the navigation tree to display the type of functions you want to infer.
- 5. Select the function to display the code in the Preview pane, and then click Insert.

Example Top-Level Verilog HDL Module

Verilog HDL ALTFP_MULT in Top-Level Module with One Input Connected to Multiplexer.

Example Top-Level VHDL Module

VHDL ALTFP_MULT in Top-Level Module with One Input Connected to Multiplexer.

Altera Corporation

Introduction to Altera IP Cores



Send Feedback

```
architecture arch_MF_top of MF_top is
signal wire_dataa : std_logic_vector(31 downto 0);
begin
wire_dataa <= a when (sel = '1') else b;</pre>
inst1 : altfp_mult
     generic map (
             pipeline => 11,
             width_exp => 8,
             width_man => 23,
             exception_handling => "no")
     port map (
             dataa => wire_dataa,
             datab => datab,
             clock => clock,
             result => result);
end arch_MF_top;
```

Document Revision History

This document has the following revision history.

Date	Version	Changes
2014.08.18	14.0a10.0	 Added information about specifying parameters for IP cores targeting Arria 10 devices. Added information about the latest IP output for Quartus II version 14.0a10 targeting Arria 10 devices. Added information about individual migration of IP cores to the latest devices. Added information about editing existing IP variations.
June 2014	14.0.0	 Changed title from <i>Introduction to Megafunctions</i> to <i>Introduction to Altera IP Cores</i>. Increased scope of document to include updated information about licensing, customizing, upgrading, and simulating all Altera IP cores. Replaced MegaWizard Plug-In Manager with IP Catalog information.
May 2013	13.0 .1	Reorganization of content into topics.First tracking of changes in Document Revision History.